# EECE7248 Lab Tutorial: Common-Source Amplifier Schematic

## Yixuan He, Gyunam Jeon, Yong-Bin Kim

This tutorial briefly introduces the circuit simulation in Cadence. A simple common-source amplifier has been built and simulated step by step using schematic entry.

- 1. Create New Library
- Select "File" in CIW → "New" → "Library" to create a new library with an arbitrary name.
   \*Don't forget to select "Attach to an existing technology library"!!!
- You can always manage your libraries by selecting "Tools" in CIW  $\rightarrow$  "Library Manager".



### 2. Create New Cellview

• Select "File"  $\rightarrow$  "New"  $\rightarrow$  "Cellview" to create a new cellview under the library you just created. A new window will show up which allows you to draw your circuit schematic.

Open	Library			
Import Export			,	
Refresh				New File
Bookmarks	-		File	
1 AIC_TA_CS_AMP_TB_schematic	-		Library	AIC_Lab
2 AIC_TA CS_Amp schematic			Cell	CS_Amp
3 Thesis Amp_ST schematic			10	
5 Thesis HR_MOSST_S schematic			view	schematic
6 Thesis FN_jt schematic			Туре	schematic 🔽
7 Thesis HR_MOS_ST_test schematic			Application	
g Thesis HR_MUSR_ST schematic 9 Thesis IF ST schematic			Onen with	Schematics L
O Thesis x_square_test schematic			Open with	his seclication for this type of file
Gose Data	pso® 6.1.8-64b - Log: /Users/Grad/xuandd1995/CDS.log	×	Aiways use t	his application for this type of file
Tools Options Help		cādanca	Library path file	2
Toos Shoos Teb		cauence	/Users/Grad/	xuandd1995/lab/cds.lib
xne! .oaded gpdk180/libInit.il succes NFO (TECH-180011): Design libra	sfully! ry 'AIC_Lab' successfully attached to technology library 'gpdk180'.	9		
2		13		OK Cancel Help
mouse L:	Mt	R		
Cellview				

## 3. Build Schematic

- Add instances: Select "Create" → "Instance" (or simply use shortcut: i) to open "Add Instance" window, then click "Browse". Now you can select different instances from certain libraries and change their parameters (Select gpdk180, nmos, symbol to add a NMOS for example).
- $\circ$   $\;$  Place the instances in the schematic window (left mouse click).
- To change parameters of a certain instance that you have placed, select that instance(left mouse click) in schematic and right click to select "Proporties" (shortcut: q).

\*The screenshots below show the steps to add a NMOS transistor from gpdk180 library.





💐 Edit Object Proper	ties@Theta		$\times$			
Apply To Only curr Show Syste	ent 💙 instance 🔽		ſ			
Browse Property Library Name Cell Name View Name	Reset Instance Labels Display Value gpdk180 nmos symbol	Display Goff Value Goff Goff Goff Goff Goff Goff Goff Gof				
Instance Name	NMO Add Delete Modify			Left Tap Right Tap Bottom Tap		off V off V
CDF Parameter	Value	Display		Тор Тар		off 🔽
Model Name	nmos1		off 🔽	Tap Extension		off 🔽
Multiplier	1		off 🔽	Tap Contact Rows	1	off 🔽
Length	180n M		off 🔽	Edit Area & Perim		off 🔽
Total Width	32u M		off 🔽	Drain diffusion area	1.2p	off 🔽
Finger Width	4u M		off 🔽	Source diffusion area	1.5p	off 🔽
Fingers	8		off 🔽	Drain diffusion periphery	4.6u M	off 🔽
Threshold	800n M		off 🔽	Source diffusion periphery	5.75u M	off
Apply Threshold			off 🔽	Drain diffusion res squares		off 🔽
Gate Connection	🔾 None 🖲 Top 🔾 Bottom 🔾 B	oth 🔾 Alternate	off 🔽	Source diffusion res squares		off 🔽
S/D Connection	🔾 None 🔾 Source 🔾 Drain 🖲 B	Both	off 🔽	Drain diffusion length		off 🔽
S/D Metal Width	400n M		off 🔽	Source diffusion length		off
Switch S/D			off 🔽	Temp rise from ambient		off
Bodytie Type	Detached 🔽		off		OK Cancel Apply De	faults Previous Next Help

Virtuoso® Schematic Editor L Editing: AIC\_Lab CS\_Amp schematic \*@Theta



- Other instances' properties of the amplifier are listed below. You can place them into the schematic in the same way.
- Use wire (shortcut: w) to connect them together appropriately (Press "w" and select the two ports you want to connect). And the schematic is shown below.



Add pins: Select "Create" → "Pin" (shortcut: p) → enter pins' name and select "inputOutput" option
 → place them by left clicking on the correct net in schematic. Those pins will show up in your amplifier instance later when you create its symbol.



- Select "File"  $\rightarrow$  "Check and Save" (shortcut: shift + x) to detect errors and save your design. Make sure you have done that before simulation.
- Create a new instance for the amplifier. After this step, your amplifier circuit will become an instance that can be found in its library. It allows you to add this amplifier as a single block in other schematic or testbench.
- As it shows below, a symbol has been created. You can change its pins, shape and name in this window. Then, check and save (shift + x) and close it after you finish all the modification.

0										
🔉 Virtuoso® Schema	itic Editor L Editing: AIC	_Lab CS_Amp s	chematic *@The	ta						
Launch <u>File E</u> dit <u>V</u> iew	Create Check Options	Vindow Discovery	AMS Cali <u>b</u> re <u>H</u> elp			r				
	Instance	ı <b>4</b> 6	🛚 • T • 🖶 •	\$ •	२ २ ९ 🕄 🎮			Cellview From Cellv	ew	×
	1 <u>W</u> ire (narrow)	w	⊐ <u>¦s</u> 1 <sub>48</sub> -478 1	<b>r</b> 3   E3	Q Search	Library Name	AIC_Lab			Browse
Navigator ? Nets and Pins	Wire (wi <u>d</u> e)	Shift+W				Cell Name	CS_Amp		•	
CS_Amp Q_Search	Wir <u>e</u> Stubs and Names	Space				From View Name				
Name	Net Expression				۷U		schematic			
R0 (polyhres)     R1 (polyhres)	Pin <u>Block</u>	Р.				TO VIEW Name	schematicSv	mhol 🗖		
	Mapping Schematic					Tool / Data Type	Schematicay			
	Solder Dot	Fro	om <u>C</u> ellview			Display Cellview				
L Vin	Note	<ul> <li>From End</li> </ul>	om <u>P</u> in List			Edit Options	<u> </u>			
	Pa <u>t</u> chcord Probe	• •	on instance							
	 MultiSheet							OK Cance	Defaults A	nnly Heln
		· · ·		•						
				S	ymbol Generation	Options		×		
		Library Na	ame		Cell Name	View N	lame			
		AIC_Lab			CS_Amp	symbol	1			
		Pin Specifi	ications				,	Attributes		
		Left Pins	Vin					List		
		Right Pir	ns Vout					List		
		Top Pins	VDD					List		
		Bottom	Pins GND					List		
		Exclude In	herited Connectio	on Pins:						
		Non	ie 🔾 All 🔾 Onl	ly these:						
		Load/Save	E	dit Attrib	utes 📃 Edit L	abels	Edit Properti	es 🗌		
			Virtu	oso® Syr	nbol Editor L Editing: AIC	Lab CS_Amp symb	ol	×		
	Launch	n <u>F</u> ile <u>E</u> dit ⊻iew	Create Check Option	ns <u>W</u> indov	v DiscoveryAMS Help			cādence		
			⊧ [] <u>□□</u> × (	<b>T</b> /	) 🦿 🖄 🕶 T <sup>1</sup> = 🗄	•ŝ• Q Q Q				
	Navig	ator ?	Basic B ×		ABC ABC	■} ○ / ○ ∟	=			
	•	Nets and Pins CS_Amp								
	Q Sear	Name								
	) - 1	Amp GND			·····					
	- <u>`</u>	VDD Vin								
		GND:P_3					[@instar	nceName]		
		Vin:P_0 Vout:P_1								
	å									
	Prope	rty Editor ?	8 ×							
			1					a an an an an an		
	Imouse	L: mouseSingleSelect	Pt()		M: schHiVICAndSave	• • • • •		R: schHiMousePopUp()		
	5(10)	>						Cmd: Sel: 0		

• Create a new cellview for testbench.



• Add following instances and connect them together. Their parameters and the final schematic are shown below.

			Add Insta	ance		×
Library	AIC_Lab				-	Browse
Cell	CS_Amp					
View	symbol					<b>t</b>
Names	Symbol					
Humes						
⊻ Add W	ire Stubs at: O all ter	minals	🖲 registe	red ter	minals only	·
Array	R	ows	1	6	Columns	1
	42 Rotate		💧 Sidewa	iys	d Upsic	le Down
_						
Apply To	only cu	rent	instance	<b>*</b>		
Show	syste	em ⊻	user ⊻ CDF			
	Browse	F	Reset Instance l	Labels D Value	isplay	Display
	hoperty	anal	odib	value		off
	brary Name		ogero	off		
Ce	ell Name	VSIN				
Vi	ew Name	symbo	01			
In	stance Name	∨1				off
			Add C	Delete	Modify	
l	Jser Property		Master Value		Local Value	Display
L I	vslgnore	TRUE				off
	DF Parameter			Value		Display
First freque	ncy name					off 🔽
Second free	luency name					off
Noise file na	ame	[				off 🔽
Number of	noise/freq pairs		0			off 🔽
DC voltage		1	750.00m ∨			off
AC magnitu	de	[	1 V			off 🔽
AC phase						off 🔽
XF magnitue	de					off
PAC magnit	ude					off
PAC phase						off
Delay time						off
Offset volta	ge					off
Amplitude		[	vin ∨			off
Initial phase	e for Sinusoid					off
Frequency		-	10M Hz			off



Amplitude 2		
Initial phase for Sinusoid 2		
Frequency 2		
FM modulation index		- 1
FM modulation frequency		
AM modulation index		
AM modulation frequency		
AM modulation phase		- 1
Damping factor		- 1
Temperature coefficient 1		
Temperature coefficient 2		- 1
Nominal temperature		
Noise temperature		- 1
Number of FM Files	.● none 🔾 one 🔾 two	Ų
	Hide Cancel Defaults	Help

	Α	Add Instance ×
Library	analogLib	Browse
Cell	vdc	
View	symbol	
Names		
🗹 Add Wi	re Stubs at:	
	<ul> <li>all terminals</li> </ul>	egistered terminals only
Array	Rows	1 Columns 1
	A Rotate	🚹 Sideways 🛛 🚭 Upside Down
Noise file i	name	
Number o	f noise/freq pairs	0
DC voltage	2	1.8 V
AC magnit	ude	
AC phase		
XF magnit	ude	
PAC magn	itude	
PAC phase	:	
Temperati	ure coefficient 1	
Temperati	ure coefficient 2	
Nominal t	emperature	
	н	ide <u>C</u> ancel <u>D</u> efaults <u>H</u> elp
r	<u>H</u> A	ide <u>Cancel</u> <u>Defaults</u> <u>Help</u> Add Instance ×
Library	<u>H</u> A analogLib	ide <u>Cancel</u> <u>Defaults</u> <u>Help</u> Add Instance × Browse
Library Cell	A analogLib vdd	ide <u>Cancel</u> <u>Defaults</u> <u>Help</u> Add Instance × Browse
Library Cell View	H analogLib vdd symbol	ide <u>Cancel</u> <u>Defaults</u> <u>Help</u> Add Instance × Browse F
Library Cell View Names	H A analogLib vdd symbol	ide <u>Cancel</u> <u>Defaults</u> <u>Help</u> Add Instance × Browse
Library Cell View Names	H analogLib vdd symbol ire Stubs at:	Ide     Cancel     Defaults     Help       Add Instance     ×       Image: State of the st
Library Cell View Names Mames Array	H analogLib vdd symbol irre Stubs at: all terminals Rows	ide <u>Cancel</u> <u>Defaults</u> <u>Help</u> Add Instance × Browse Browse F F F F F F F F F F F F F F F F F F F
Library Cell View Names Madd W Array	H analogLib vdd symbol ire Stubs at: all terminals Rows	Ide     Cancel     Defaults     Help       Add Instance     ×       Image: State of the st
Library Cell View Names Madd W Array	A analogLib vdd symbol ire Stubs at: all terminals Rows	Ide Cancel Defaults Help     Add Instance ×     Image: Constraint of the second sec

Add Instance ×									
Library	analogLib Browse								
Cell	gnd								
View	symbol								
Names									
⊻ Add Wir	Add Wire Stubs at:								
Array	Rows 1 Columns 1								
	🖹 Rotate 🛛 🕼 Sideways 🛛 🚭 Upside Down								
	Hide Cancel Defaults Help								

 Add labels: Select "Create" → "Wire Name" (shortcut: "I") → enter nets' names → place them by left clicking on the correct net in schematic. Giving two nets a same name connects them together. It's more convenient when there are lots of wires and crossover points.



## 4. Schematic Simulation

- Select "Launch" → "ADE L" to open the simulator. It contains three main parts: "Design Variables", "Analyses" and "Outputs".
- Set up variables: Select "Variables" from top menu → "Copy From Cellview". The amplitude of the input voltage source "vin" will show up here in the window. Give it a value (100mV) for simulation later.





- Set up analyses: Select "Analyses" from top menu  $\rightarrow$  "Choose". The screenshots below show how to set up transient, DC and AC simulation for the amplifier.
- Set up outputs: There are two ways to get results at output.
  - Option 1:

Select "Outputs" from top menu in ADE L  $\rightarrow$  "Setup". It will open a window that lets you define the name and expression for the output. In order to get the expression, click "Open" button to open the calculator window. Select signal type and left click on the node in schematic. Its expression will show up so that you can copy it to the "Setting Outputs" window. Then click "Add" to add the output.

After you add all the outputs you want, close "Setting Outputs" window and select "Simulation"  $\rightarrow$  "Netlist and Run" to run the simulation (Or click the green button on the right side of ADE L window).

\*Expression example: Transient output: VT("/Out"), AC gain: dB20((VF("/Out") / VF("/In"))), AC phase: phaseDegUnwrapped((VF("/Out") / VF("/In"))).





#### > Option 2:

Run the simulation first, then select "Results"  $\rightarrow$  "Direct Plot" to select signal type and left click the node you want to test in schematic. The node you select will be highlighted. Now press "esc" and the simulator will automatically plot the result for you (For AC gain and phase, choose "AC Gain & Phase"  $\rightarrow$  left click output net in schematic  $\rightarrow$  left click input net in schematic  $\rightarrow$  press "esc").

#### • Simulation results:

#### > Transient:



- AC gain and phase:
- ➤ Marker: Select "Marker" from top menu in result window → "Create Marker" → left click your trace in result window (shortcut: "m"). To make delta marker, select the first marker and press "d" on trace to create a delta marker. The differences between two points will display.



Annotation: To make life easier, we can annotate nodes in schematic after simulation to show data like DC operating point, current, transistor parameters, etc. Just select "Results" → "Annotate" → "DC Node Voltages" (for example).



• MOSFET parameters: To check MOSFET's parameters such as gm, id, and so on, just select "Results"  $\rightarrow$  "Print"  $\rightarrow$  "DC Operating Points" (for example) and click the nmos symbol, NMO.



ci anal	0D/U/T4/NN0U_U22U\			_	
signar	0P(/14/NMO ??)gm	b	3.66653m	qgi	39.4948f
	gm	bs	3.66653m	ginv	17.637m
beff	90.3829m gm	overid	6.81107	asi	-5.56817f
betaeff	91.8419m i1		1.75951m	der co	-14 4029f
cbb	56.7784f i3		-1.75951m	qsrco	-14.40291
cbd	-15.1949f i4		-170.16p	region	2
cbdbi	-27.4731a ib		NaN	reversed	0
cbg	-7.97832f ib	d	-170.158p	ron	521.611
cbs	-33.6051f ib	e	-171.077p	rout	2.86032K
cbsbi	-8.22696f ib	s	-1.16536f	self gain	34.2785
cdb	-15.176f ib	ulk	-170.16p	+4	NaN
cdd	26.9587f id		1.75951m	LIN	nan o
cddbi	10.4558a id	b	932.288a	туре	0
cdg	-11.8085f id	e	1.75951m	ueff	46.7781m
cds	25./648a id	5	1.75951m	vbs	0
cgb	-/.390/8T		NaN	vdb	917.78m
CBDOAT	212./13a -0	'h	0	vds	917.78m
cga	-11.6/09T -6	cd	õ	vdsat	150 617m
cgdovl	11 7909f		õ	vusat	150.0171
cguovi	59 679f ig	id .	õ	vdsat_marg	nan
caghi	35 9046f ig		ő	vdss	150.617m
CBEDI	-40 6173f ig	ni d 1	ő	vearly	5.03276
cashi	-28 8365f	riel	0	vfbeff	-1.12088
cgsovl	11.7808f	151	0	vgb	750m
cid	15.1674f	2	1 75951m	vad	167 78m
cis	25.3782f	h.	-1.75551m	vBa	-107.788
csb	-34.2116f		1.76051m	vgs	/5011
csd	-92.8765a	e ub	170 157-	vgsteff	198.074m
csg	-39.8922f	ub	1 61485-	vgt	197.319m
css	74.1966f PW	r i i i i i i i i i i i i i i i i i i i	1.014050	vsat marg	767.163m
cssbi	37.0377f qp	-	-34.08167	vsb 0	- 0
ft	NaN qp	a	-16.12181	vtb	552 681m
fug	31.96G qb	1	-33.92211	vell under almäune	552.0011
gbd	3.57974n qb	S	-1.8978a	vtn_arive	NaN
gbs	0 qd		1.97117f		
gds	349.612u qd	1	-4.53612a		
gm	11.9842m qg		46.5133f	_	

◦ Save results: Select "File" from top menu in result window  $\rightarrow$  "Save Image". Make sure you check the box "Replace background color with white" to make graph neat.

Save Image@Zeta.coe.neu.edu	X
Look in: /Users/Grad/xsktop/AIC_Lab C Computer Computer xuandd AC. Result.jpg 128 KB jpg File 1 AC. Result.jpg 128 KB jpg File 1	Save Save Selected subwindow only All subwindows, using Single file Render exactly as screen Kesize image(s) Width: 800 Pixels Width: 800 Pixels Width: 600 Pixels Maintain aspect ratio Graph Display Title Kesolution: Grids Kesolution: Grids Ke
File name: AC_Result	Course Outlines Course Course (Units)
Files of type: [PEG Format (*.jpg)	Format Options Save Cancel Help

◦ Save simulation state: you can save your simulation setting by select "Session"  $\rightarrow$  "Save State". The state is associated with your schematic and you can load them for simulation next time.

T A	T ADE L (1) - AIC_Lab CS_Amp_TB schematic@Zeta.coe.neu.edu - 🗌 🗙												
Launch	Sess	ion Set <u>u</u> p	Analyses	<u>V</u> ariables	<u>O</u> utputs	<u>S</u> imulatio	n <u>R</u> esults	<u>T</u> ools	Calibre	e <u>H</u> elp		cāde	nce
10	3	Design <u>W</u> in	dow		🛃 🗁	_	_						
Design \	/a	<u>S</u> ave State .			Analyse	s						? 8	× .
		Load State			_ Туре	Enable			Argun	nents			Trans
1 vin		Save Ocean	Script		1 tran	<b></b>	0 500n cor	nservativ	e				ŶJ
-	-	Options			2 ac	<b>V</b>	1 100G 100	) Logarit	hmic Po	oints Per	Decade S	tart-Stop	
		Restore Def	fault <u>V</u> iew		3 dc	<b>V</b>	t						<b>&gt;</b> ⊕→
		Reset											×
		Quit											
				- 1	1								
					Outputs							28	× 💛
					Na	me/Signal	/Expr	Value	Plot	Save	Save	Options	
					1 Vout			wave	<b>V</b>				
					2 Gain			wave	<b>V</b>				
					3 Phase			wave	<b>V</b>				
> Resu	lts in	.rs/Grad/xua	ndd1995/si	► mulation/(	< C	simulation	Auto		Plottinį	g mode:	Replace		
2(3) Sa	ave Sta	te				St	atus: Ready	/ T=27	C Sin	nulator: :	spectre	State: st	ate1 📗