BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Department of Electrical &amp; Computer Engineering - ECPv6.16.2//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:Department of Electrical &amp; Computer Engineering
X-ORIGINAL-URL:https://ece.northeastern.edu
X-WR-CALDESC:Events for Department of Electrical &amp; Computer Engineering
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20210314T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20211107T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20220313T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20221106T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20230312T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20231105T060000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/New_York:20220214T100000
DTEND;TZID=America/New_York:20220214T110000
DTSTAMP:20260612T005452
CREATED:20220210T013147Z
LAST-MODIFIED:20220210T013147Z
UID:5441-1644832800-1644836400@ece.northeastern.edu
SUMMARY:ECE PhD Proposal Review: Mengshu Sun
DESCRIPTION:PhD Proposal Review: Deep Learning Acceleration on Edge Devices with Algorithm/System Co-Design \nMengshu Sun \nLocation: Zoom Link \nAbstract: As deep learning has succeeded in a broad range of applications in recent years\, there is an increasing trend towards deploying deep neural networks (DNNs) on edge devices such as FPGAs and mobiles. However\, there exists a significant gap between the extraordinary accuracy of state-of-the-art DNNs and the efficient implementations on edge devices\, due to their limited resources to DNNs with high computation and memory intensity. With the target of simultaneously accelerating the inference and maintaining the accuracy of DNNs\, I investigate efficient implementation of deep learning on low-power and resource-constrained devices in this dissertation\, leveraging algorithm/system co-design techniques that incorporate hardware-friendly DNN compression algorithms with system design optimizations. \nIn the first part of this dissertation\, I explore the DNN compression algorithms leveraging weight pruning and quantization techniques. As for weight pruning\, novel structured and fined-grained sparsity schemes are proposed and obtained with the reweighted regularization pruning algorithm\, and then incorporated into acceleration frameworks on both FPGAs and mobiles to make the acceleration rate of sparse models approach the pruning rate of GFLOPs for the unpruned models. As for quantization\, intra-layer mixed precision/scheme weight quantization is proposed to boost utilization of heterogeneous FPGA resources and therefore improving the FPGA throughput\, by assigning multiple precisions and/or multiple schemes at the filter level within each layer and maintaining the same ratio of filters with different quantization assignments across all the layers. \nIn the second part of this dissertation\, I study the system implementations\, proposing an automatic DNN acceleration framework to generate DNN accelerators to satisfy a target frame rate (FPS). Unlike previous approaches that start from model quantization and then optimizing the FPS for hardware implementations\, this automatic framework will provide an estimation of the FPS with the FPGA resource utilization analysis and performance analysis modules\, and the bit-width is reduced until the target FPS is met and the ratio is automatically determined to guide the quantization process and the accelerator implementation on hardware. A resource utilization model is developed to overcome the difficulty in estimating the LUT consumption\, and a novel computing engine for DNNs is designed with various optimization techniques in support of DNN compression to improve the computation parallelism and resource utilization efficiency.
URL:https://ece.northeastern.edu/event/ece-phd-proposal-review-mengshu-sun/
END:VEVENT
END:VCALENDAR