BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Department of Electrical & Computer Engineering - ECPv6.16.2//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:Department of Electrical & Computer Engineering
X-ORIGINAL-URL:https://ece.northeastern.edu
X-WR-CALDESC:Events for Department of Electrical & Computer Engineering
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20220313T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20221106T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20230312T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20231105T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20240310T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20241103T060000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/New_York:20230215T113000
DTEND;TZID=America/New_York:20230215T123000
DTSTAMP:20260629T151603
CREATED:20230210T210554Z
LAST-MODIFIED:20230210T210554Z
UID:6101-1676460600-1676464200@ece.northeastern.edu
SUMMARY:Yiyue Jiang's PhD Proposal Review
DESCRIPTION:“FPGA-based Accelerator of Neural Networks for Digital Predistortion” \nCommittee: \nProf. Miriam Leeser (Advisor) \nProf. John Dooley \nProf. Stefano Basagni \nAbstract: \nPower Amplifiers (PAs) are an essential part of wireless communications. \nAs wireless standards evolve and become more demanding\,  the requirements for PAs change as well.  Specifically\, PAs need to balance linearity and energy efficiency while adhering to 5G wireless standards and beyond. PA behaviors differ based on several criteria\, including the type of PA\, power levels\, and the environment. To overcome the nonlinear behavior of a PA\, a flexible system to achieve digital predistortion (DPD) is required that can rapidly adapt to its environment. \nIn many situations\, traditional methods such as the memory polynomial model cannot adapt to all these factors. Neural networks have been used for some years in RF and microwave engineering. Early work demonstrated the suitability of neural networks to model complicated active device characteristics. Current neural network based DPD systems all do the training offline and are therefore not real-time systems. To reduce the cost to upgrade hardware and to provide more flexibility to different power amplifiers’ linearization needs\, a specific neural network based reconfigurable\, adaptive\, and real-time digital predistortion system is proposed. This system targets Zynq All Programmable System on Chip (SoC) devices which feature an ARM processor and FPGA together with RF frontend on the same chip. The system proposed in this research combines real-time DPD with on-chip training. Furthermore\, most research on FPGA based inference accelerators targets classification problems with probability output. There is no accelerator working on the signal processing problem focusing on sample-by-sample output. Our proposed system is optimized in both algorithm and implementation targeting sample-by-sample processing with high accuracy and real-time efficiency. \n 
URL:https://ece.northeastern.edu/event/yiyue-jiangs-phd-proposal-review/
END:VEVENT
END:VCALENDAR