GPU Computing with Nvidia CUDA

David Kaeli, Perhaad Mistry, Rodrigo Dominguez,

Dana Schaa, Matthew Sellitto,

Department of Electrical and Computer Engineering



Northeastern University Boston, MA

GPU Computing Course – Lecture 2

Analogic Corp. 4/14/2011





Please make sure you join

https://groups.google.com/group/analogic-gpu-course

Mail Questions to analogic-gpu-course@googlegroups.com



Topics – Lecture 2

- Review of Lecture 1 and introduction to GPU Computing
- Overview of GPU Architecture
- Nvidia CUDA Syntax
- Basic CUDA optimization steps
- □ Nvidia Fermi
- □ Kernel optimizations and host device IO
- Pointers to useful CUDA tools
- Conclusions and Discussion



Motivation to study CUDA





Motivation to study CUDA





CPU vs GPU Architectures Control ALU ALU ALU ALU Cache DRAM DRAM GPU CPU Irregular data accesses Regular data accesses More cache + Control More ALUs and massively parallel Focus on per thread performance Throughput oriented







Nvidia GPU Compute Architecture

- □ Compute Unified Device Architecture
- Hierarchical architecture
 - A device contains many multiprocessors
 - Many scalar "cuda cores" per multiprocessor (32 for Fermi)
 - Single instruction issue unit
 - Many memory spaces



GPU Memory Architecture

- Device Memory (GDDR):
 - Large memory with a high bandwidth link to multiprocessor
- \Box Registers on chip (~16k)
- □ Shared memory (on chip)
 - Shared between scalar cores
 - Low latency and banked
- □ Constant and texture memory
 - Read only and cached





A "Transparently" Scalable Architecture

The CUDA programming model maps easily to underlying architecture

Same program will be scalable across devices







CUDA Programming – High Level View

- □ Initialize the GPU done implicitly in CUDA
- □ Allocate Data on GPU
- Transfer data from CPU to GPU
- Decide how many threads and blocks
- □ Run the GPU program
- Transfer back the results from GPU to CPU



CUDA terminology

- A Kernel is the computation offloaded to GPUs
- The kernel is executed by a grid of threads
- Threads are grouped into blocks which execute independently
 - Each thread has a unique ID within the block
 - Each block has a unique ID

















Summary of Relevant Identifiers

Philosophy: Minimal set of extensions necessary to expose architecture

Function qualifiers:

_global___void MyKernel() { } _device__ float MyDeviceFunc() { }

Variable qualifiers:

__constant__ float MyConstantArray[32];

_shared___float MySharedArray[32];

Execution configuration:

dim3 dimGrid(100, 50); // 5000 thread blocks dim3 dimBlock(4, 8, 8); // 256 threads per block

Kernel Launch

MyKernel <<< dimGrid, dimBlock >>> (...); // Launch kernel



Vector Addition (GPU)

```
int main() {
  int N = 4096;
  float *A = (float *)malloc(sizeof(float)*N); init(A);
  float *B = (float *)malloc(sizeof(float)*N); init(B);
  float *C = (float *)malloc(sizeof(float)*N);
  float *d A, *d B, *d C;
  cudaMalloc(&d A, sizeof(float)*N);
                                                            Allocate memory on GPU
  cudaMalloc(&d B, sizeof(float)*N);
  cudaMalloc(&d C, sizeof(float)*N);
  cudaMemcpy(d A, A, sizeof(float)*N, HtoD);
                                                            Initialize memory on GPU
  cudaMemcpy(d B, B, sizeof(float)*N, HtoD);
  dim3 dimBlock (32,1);
                                                            Configure threads
  dim3 dimGrid(N/32,1);
  gpuArrayAdd <<< dimBlock,dimGrid >>> (d A, d B, d C);
                                                            Run kernel (on GPU)
  cudaMemcpy(C, d C, sizeof(float)*N, DtoH);
                                                            Copy results back to CPU
  cudaFree(d A);
  cudaFree(d B);
                                                            Deallocate memory on GPU
  cudaFree(d C);
  free(A); free(B); free(C);
```



Global Memory Access in GPUs

global void	BAD Access	global void	GOOD Access
bad_kernel(float *x)		good_kernel(float *x)	
<pre>{ int tid = threadIdx.x + blockDim.x*blockIdx.x; x[1000*tid] = threadIdx.x; }</pre>		<pre>{ int tid = threadIdx.x + blockDim.x*blockIdx.x; x[tid] = threadIdx.x; }</pre>	

- □ Global memory accessed via 32, 64, or 128-byte transactions
- No of transactions depend on size of data accessed by thread and distribution of the memory addresses across the threads
- □ **Coalescing:** combining memory requests across threads into a single transaction



Coalescing Data Access

- Memory access requirements between threads depend on compute capability of device
- □ Memory accesses are handled per 16 or 32 threads
- □ For devices of capability 2.x, memory transactions are cached
- Data locality is exploited to reduce impact on throughput
 - Temporal locality: data accessed is likely to be used in future,
 - **Spatial locality:** neighboring data is also likely to be reused
- Distribution of addresses across threads to get coalescing is very inflexible for older devices (Pg 168 Progg. Guide v4.0)





NUCAR

Example 1 - Image Rotation

- □ A common image processing routine
 - Applications in matching, alignment, etc.
- □ New coordinates of (x1,y1) when rotated by an angle Θ around (x0,y0)

$$x_{2} = \cos(\theta) * (x_{1} - x_{0}) - \sin(\theta) * (y_{1} - y_{0}) + x_{0}$$

$$y_{2} = \sin(\theta) * (x_{1} - x_{0}) + \cos(\theta) * (y_{1} - y_{0}) + x_{0}$$

 \Box By rotating about the origin (0,0) we get

 $x_2 = \cos(\theta)^* (x_1) - \sin(\theta)^* (y_1)$ $y_2 = \sin(\theta)^* (x_1) + \cos(\theta)^* (y_1)$ **Original Image**



Rotated Image (90°)





Application 1: Image Rotation What the application does: Step 1. Compute a new location according to the rotation angle (trigonometric computation) Step 2. Read the pixel value of original location Step 3. Write the pixel value to the new location computed at Step 1 Create the same number of threads as the number of pixels Each thread takes care of moving one pixel

NUCAR

Image Rotation

- □ Input: To copy to device
 - Image (2D Matrix of floats)
 - Rotation parameters
 - Image dimensions
- □ Output: From device
 - Rotated Image





Simplified Image Rotation Kernel

```
__global__ void
transformKernel( float* g_odata, float * d_idata,
int width, int height)
{
```

```
unsigned int x = blockldx.x*blockDim.x + threadIdx.x;
unsigned int y = blockldx.y*blockDim.y + threadIdx.y;
```

```
//! We could use normalized coordinates here if we
//! were using textures
float u = x; float v = y; //Just a 90° flip
```

```
int new_y = int(tv);
int new_x = int(tu);
```

g_odata[y*width + x] = d_idata[new_y * width +new_x];





Implementation Steps – Hands on

- Copy image to device by enqueueing a write to a buffer on the device from the host
- □ Decide the work group dimensions
- □ Run the Image rotation kernel on input image
- We will use the provided Nvidia utilities for image handling
- Copy output image to host by enqueueing a read from a buffer on the device
- Look at Vector add for help and syntax

CD /SC





Medusa Cluster – Nvidia Subsystem





Application 1: Image Rotation

- □ Replace ??? in the skeleton with your own CUDA code
 - Add the cudaMalloc and the cudaMemcpy calls
 - Compile with Makefile and execute
- Goals are
 - Understand how to use GPU for data parallelism
 - To know how to map threads to data



CUDA Abstractions

- Millions of lightweight threads Simple decomposition
- □ Hierarchy of concurrent threads Simple execution model
- □ Later we will cover :-
 - Lightweight synchronization primitives
 - □ Simple synchronization model
 - Shared memory model for cooperating threads
 - □ Simple communication model











Application 2: Matrix Multiplication

- \Box An O(n³) computation
- □ C[i][j] computed in parallel
 - An output decomposition
 - Multiple I/P elements per O/P
 - No of threads = No of elements in C
 - Each thread works independently





Matrix Multiplication Kernel

```
__global__ void
matrixMul (float * C, float * A, float * B, int wA, int wB) {
    //! matrixMul(float* C, float* A, float* B, int wA, int wB)
    //! Each thread computes one element of C
    //! by accumulating results into Cvalue
    float Cvalue = 0;
    //! Global index of thread calculated
    int row =blockldx.y *blockDim.y +threadIdx.y;
    int col =blockldx.x *blockDim.x +threadIdx.x;
    int wC = wB;
    //!Each thread reads its own data from global memory
    for(int e = 0; e < wA; e++)
        Cvalue += A[row * wA + e] * B[e * wB + col];
    C[row * wC + col] = Cvalue;
}
```





Performance of Matrix Mul				
Previous implementation – Poor Scaling - Why ?				
No of operations				
$\square \text{Per thread reads} = (\text{Row} + \text{Col})$				
$\square \text{Per thread computation} = 2(\text{Row} + \text{Col})$				
1 Mul and 1 Add per access				
Redundant memory accesses				
Each thread reads in whole row and whole column				
How do we improve it ? And if its this bad, why discuss it ?				






Example Takeaways

- What have we learned through the two projects ?
- Understood a massive parallel computing on GPU
- Experienced what CUDA programming looks like
- Understood how to decompose a simple problem
- Experienced solving problem in massively parallel fashion







Break

- □ GPGPU shared memory optimization
- □ GPGPU Block Synchronization
- □ Fermi Capabilities
- □ Page-able and Page-locked memory
- □ Warps and Occupancy
- □ Histogram64 Example



GPU Memory Architecture

- Examples have not discussed using shared memory
- Critical for hiding high latency of global memory accesses
- Shared memory provides almost single cycle access to data to each scalar core
 - Shared memory is banked
- Usage rule of thumb: coalesce frequently accessed data



Heterogeneous Apple Picking – Recap...

Trees have a very different number of apples on them?

Different pickers ?























NUCAR











Matrix Multiplication - Blocked

Spot the Race in the for loop	for (int a = aBegin, b = bBegin; a <= aEnd; a += aStep, b += bStep) {
	shared float As [BLOCK_SIZE] [BLOCK_SIZE]; shared float Bs [BLOCK_SIZE] [BLOCK_SIZE];
Make sure the matrices are loaded	AS(ty, tx) = A[a + wA * ty + tx]; BS(ty, tx) = B[b + wB * ty + tx]; syncthreads();
Make sure that the preceding computation is done before loading two new sub-matrices of A and B in the next iteration	<pre>for (int k = 0; k < BLOCK_SIZE; ++k) Csub += AS(ty, k) * BS(k, tx); // Write the block sub-matrix to device memory; int c = wB * BLOCK_SIZE * by + BLOCK_SIZE * bx; C[c + wB * ty + tx] = Csub; syncthreads(); }</pre>



Application 2: Matrix Multiplication

- Hands-on performance comparison
- □ For a MxN matrix
 - Count no of global reads / thread
 - Count no of global writes / thread
- □ Compare blocking vs non blocking performance
- You can use the CUDA visual profiler later to count the number of memory accesses.
 - Note: they may not be the same because of coalescing







Textures and Images

- Textures are allocated in global memory and cached.
 - Cache size ~6-8KB per mp,
 - Optimized for 2D locality in accesses
- □ Constant memory is also cached
- Use to optimize the image rotation example
 - Uncoalesced reads from global memory









Hands On – Try simpletexture

Defined at file scope as a type texture:

texture<Type, Dim, ReadMode> mytex;

- Textures are referenced using floatingpoint coordinates in the range [0, N) or if normalized [0,1.0).
- □ Addressing mode can be
 - Clamped, 1.25 -> 1.0 in [0,1.0) or
 - Wrapped, eg 1.25 -> 0.25
- □ Value returned can be a single element or a interpolated value



Warps and Occupancy

- Multiprocessor creates and executes threads in groups of 32 parallel threads called warps.
- Threads in a warp start at the same program address
 - Have individual instruction and register state
 - Free to branch and execute independently
- Enables more applications (See Histogram256)





Using the Occupancy Calculator

- The fact that all instructions in a warp execute together in lock step can be used to our advantage
- **NOTE:** Warps are not part of the CUDA language definition
- □ Cost of warp divergence = sum of if + sum of else block
- Occupancy is the ratio of active warps to the maximum number supported on a multiprocessor of the GPU
- Determines how efficient the kernel will be on the GPU.
- □ Get statistics for occupancy calculator with make keep=1



Using the Occupancy Calculator

CUDA GPU Occupancy Calculator

Click Here for detailed instructions on how to use this occupancy calculator. For more information on NVIDIA CUDA, visit http://developer.nvidia.com/cuda







Experiment with Occupancy

- Download excel file from course web page
 - http://developer.nvidia.com/cuda-downloads
- □ Occupancy is not a performance counter, it is simply a ratio
- □ Try with non blocking and blocking matrix multiplication
 - Choose one data set

□ Note: press '0' when verification is not needed

Vary number of threads per block





Note: The Next lecture should be covering material below



Nvidia Fermi

- □ Compute 2.0 / 2.1 devices
- Better double precision
- □ ECC support
- □ Configurable cache hierarchy
- □ Faster context switching
- □ Faster atomic operations
- □ Concurrent kernel execution
- Dual DMA Engines

			Sanda a la		14 24
					12 21
		-	<u> </u>	and	15
			1-im. #	Barne La	14 47
				- All ides and	STIT THE
	an all and a state of the				a la
	And States			Kunne Black and gunner	
	A Contract of the second		an 1.1 millione	- Milton	
		treast gumant			1
	Por Carlor				
Time to all		Long most		WELLING Forth	



Nvidia Fermi Features

- □ Everything discussed till now is still relevant ☺
- ECC support Data-sensitive applications
- □ Configurable Cache Hierarchy
 - Implementations unable to use shared memory
- □ Faster Context Switching
 - Application graphics and compute interoperation











Host – Device Interaction

- □ An application dependent optimization space
- □ Page-locked Memory
- □ Asynchronous host device Application IO
 - Used commonly in medical imaging where data is continuously fed to device
 - Use CUDA stream's asynchronous API
- Divide application into multiple kernels and keep data on device
 - This often means coding non data parallel or inefficient kernels to avoid IO





Performance of Page-locked Memory





Performance of Page-locked Memory





Device Query & Bandwidth Test

[./bandwidthTest] starting... ./bandwidthTest Starting...

Running on...

Device 0: GeForce GTX 480 Quick Mode

Host to Device Bandwidth, 1 Device(s), Paged memory Transfer Size (Bytes) Bandwidth(MB/s) 33554432 1617.7

Device to Host Bandwidth, 1 Device(s), Paged memory Transfer Size (Bytes) Bandwidth(MB/s) 33554432 1465.1

Device to Device Bandwidth, 1 Device(s) Transfer Size (Bytes) 33554432 Bandwidth(MB/s) 117711.5

[./bandwidthTest] test results... PASSED

Useful tools to check your setup configuration and learn about device

pmistry@eowyn:~/NVIDIA_GPU_Computing_SDK_40/C/bin/linux/release\$./deviceQuery
[./deviceQuery] starting...
/deviceQuery Starting...

CUDA Device Query (Runtime API) version (CUDART static linking)

There is 1 device supporting CUDA

Device 0: "GeForce GTX 480" CUDA Driver Version / Runtime Version 4.0 / 4.0 2 CUDA Capability Major/Minor version number: 2.0 1535 MBytes (1609760768 bytes) Total amount of global memory: (15) Multiprocessors x (32) CUDA Cores/MP: 480 CUDA Cores GPU Clock Speed: 1.40 GHz Memory Clock rate: 1848.00 Mhz Memory Bus Width: 384-bit L2 Cache Size: 786432 bytes Max Texture Dimension Size (x,y,z) 1D=(65536), 2D=(65536,65535), 3D=(2048,2048,2048) Max Layered Texture Size (dim) x layers 1D=(16384) x 2048, 2D=(16384,16384) x 2048 Total amount of constant memory: 65536 bytes Total amount of shared memory per block: 49152 bytes Total number of registers available per block: 32768 Warp size: 32 Maximum number of threads per block: 1024 Maximum sizes of each dimension of a block: 1024 x 1024 x 64 Maximum sizes of each dimension of a grid: 65535 x 65535 x 65535 Maximum memory pitch: 2147483647 bytes Texture alignment: 512 bytes Yes with 1 copy engine(s) Concurrent copy and execution: Run time limit on kernels: Yes Integrated GPU sharing Host Memory: No Support host page-locked memory mapping: Yes Concurrent kernel execution: Yes Alignment requirement for Surfaces: Yes Device has ECC support enabled: No Device is using TCC driver mode: No Device supports Unified Addressing (UVA): Yes Device PCI Bus ID / PCI location ID: 1/0 Compute Mode: < Default (multiple host threads can use ::cudaSetDevice() with device simultaneously) >



Application: Histogram64

- □ 64 bin histogram of data
 - Build per thread subhistogram
 - Build per block sub histogram

for (int i = 0; i < BIN_COUNT; i++) result[i] = 0; for (int i = 0; i < dataN; i++) result[data[i]]++;

Homework :- Try Histogram256 using local memory atomics





Implementation of Histogram

Kernel 1: Build per block histogram from per thread histogram

- Per thread histogram in shared memory
- Reduce to block histogram
- Kernel 2: Combine block histograms into final histogram





Histogram64 Kernel1 Main Implementation Steps: Initialization of shared memory to 0 is important Make per thread histogram Use 64 threads per block to aggregate per thread into a per-block histogram Note: Synchronization after per thread histograms is made Also use short data types for the thread histograms Later optimization step done in CUDA SDK to remove bank conflicts is left for future discussion


Optimizations in Histogram64

- □ A simplified version of the Histogram64 kernel is provided
- Optimizations Include
 - Using shared memory
 - □ Build per block histogram using data gathered by each thread
 - Group 8 bit reads into a 32 bit read

□ As discussed coalescing: needs 32 bit transactions atleast

Provided implementation includes bank conflicts in shared memory







NUCAR

74





Summarizing Today's Programming			
	Array addition, Devicequery and BandwidthTest: Basic CUDA programming, host - device code		
	I Image Rotation:		
	Flipping: 2D Data Mapping		
	Image rotation extension: using texture memory		
	J Matrix Multiplication:		
	Naïve: Blocks and threads, coalescing data reads		
	Blocking: Using Shared memory and synchronization in blocks		
	Histogram64: Using shared memory to buffer data		







Productivity Tools Based on CUDA

- □ **Thrust -** A STL like library for CUDA
- □ Linear Algebra and Mathematical Routines
 - CUBLAS and CURAND
 - **MAGMA** and CULA-Tools provide LAPACK
 - CUSP CUDA Sparse Algebra
 - CUFFT FFTW for GPUs
 - NPP: Performance Primitives Video processing
 - Sections of OpenCV

green = Nvidia product bold = open source



Programming Tools for CUDA

Solution	Approach	Availability
CUDA C Runtime	Language Integration	NVIDIA CUDA Toolkit
Fortran	Auto Parallelization	PGI Accelerator
OpenCL	Device-Level API	Khronos standard
DirectCompute	Device-Level API	Microsoft
PyCUDA	API Bindings	Open source
jCUDA	API Bindings	Freely Available
CUDA.NET	API Bindings	Freely Available
OpenCL.NET	API Bindings	Freely Available



79

Next Class (4/28)

- More advanced CUDA
 - Performance Tools Using the CUDA Visual Profiler
 - Debugging Techniques Using cuda-gdb
- □ Let us know any particular areas of focus you would like
 - Look at the SDK examples for topics you are interested in



More information and References

- □ NVIDIA GPU Computing Developer Home Page
 - http://developer.nvidia.com/object/gpucomputing.html

CUDA Download

- http://developer.nvidia.com/object/cuda_4_0_downloads.html
- Programming Massively Parallel Processors: A Hands-on Approach, David B. Kirk and Wen-mei W. Hwu

Other resources

http://courses.engr.illinois.edu/ece498/al/



More information and References

- Beyond Programmable Shading David Leubke
- Decomposition Techniques for Parallel Programming Vivek Sarkar
- CUDA Textures & Image Registration Richard Ansorge
- □ Setting up CUDA within Windows Visual Studio
 - http://www.ademiller.com/blogs/tech/2011/03/using-cudaand-thrust-with-visual-studio-2010/
- □ SDK examples: Histogram64, Matmul, SimpleTextures



Thank You ! Questions, Comments ?

Perhaad Mistry pmistry@ece.neu.edu





